Analysis and reduction of mismatch in low power sub-threshold silicon neurons
In this thesis, we describe a methodical approach for reducing errors due to mismatch in neuron circuits. We chose the neuron’s current-frequency (f-i) curve as the desired output and use a sensitivity analysis to determine which transistors contribute most significantly to its variation. This allow...
Saved in:
Main Author: | Sun, Shuo |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/51101 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Analysis and reduction of mismatch in silicon neurons
by: Shuo, Sun, et al.
Published: (2013) -
Design and implementation of asynchronous low power sub-threshold memory circuit
by: Khor, Boon Pin.
Published: (2009) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011) -
Reconfigurable low-voltage low-power neuron cell for self-organizing maps
by: Li, Ren Shi.
Published: (2009) -
A wide band low power sub-THz VCO based on CMOS technology
by: Tang, Zhengci
Published: (2023)