Development of a failure assessment methodology for flip chip electronic assembly

In this project, two different solder bump materials are evaluated, they are lead-based 63Sn/37Pb solder and lead-free 96.5Sn/3.5Ag solder. Their solder joint fatigue lives on flip chip on board (FCOB) assembly are assessed by experimental testing and numerical modeling. FCOB assemblies are subjecte...

Full description

Saved in:
Bibliographic Details
Main Author: Yeo, Alfred Swain Hong.
Other Authors: Pang, John Hock Lye
Format: Theses and Dissertations
Published: 2008
Subjects:
Online Access:http://hdl.handle.net/10356/5476
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Description
Summary:In this project, two different solder bump materials are evaluated, they are lead-based 63Sn/37Pb solder and lead-free 96.5Sn/3.5Ag solder. Their solder joint fatigue lives on flip chip on board (FCOB) assembly are assessed by experimental testing and numerical modeling. FCOB assemblies are subjected to a temperature cycle test profile of -40/125°C. Failure analysis is performed to determine the failure mode and failure location. From the flip chip solder joint fatigue data, a two-parameter Weibull analysis is used to derive the mean time to failure (MTTF). Non-linear FE analysis is used to simulate the flip chip solder joint reliability under the temperature cycling loading condition, based on four different solder constitutive models, such as elastic-plastic, elastic-creep, elastic-plastic-creep and viscoplastic analyses.