Cascade divide-by-two counter design for RFIC
Rapid evolution of the communication industry has increased the demand for RF circuits with higher speed performance and lower power dissipation. In the Phase Locked Loop (PLL) circuits which are frequently adopted as frequency synthesizer, the speed of frequency divider has become the bottleneckin...
Saved in:
Main Author: | Zhou, Hao |
---|---|
Other Authors: | Boon Chirn Chye |
Format: | Final Year Project |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/60455 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
PGA design for RFIC
by: Wang, Guanzhong
Published: (2015) -
Programmable divide-by-n counter for RFIC
by: Qi, Wen
Published: (2014) -
Design, modeling and characterization of on-chip transformer for silicon RFIC
by: Lim, Chee Chong
Published: (2010) -
Characterization and modeling of on-chip interconnects for silicon RFIC design
by: Ong, Beng Hwee
Published: (2008) -
60GHz divider design
by: Tay, Wei Shi.
Published: (2011)