High speed multiple output adders
The 20th century is the era of rapid development of the IC. The blooming development of Computer Science has led to the growth of integrated circuit (IC) devices. Most of the Very Large Scale IC (VLSI) has been widely used in daily life. In addition, among these widely used operations, the 1-bit Ful...
Saved in:
Main Author: | Wei, Lai |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Final Year Project |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/61210 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Pipelined adder graph optimization for high speed multiple constant multiplication
by: Kumm, Martin, et al.
Published: (2013) -
An enhanced low-power high-speed adder for error-tolerant application
by: Zhu, Ning, et al.
Published: (2010) -
Enhanced low-power high-speed probabilistic adders for error-toerant application
by: Zhu, Ning
Published: (2011) -
Design and analysis of low-power and high-speed Manchester carry-bypass adders
by: Fu, Yunyun
Published: (2019) -
High-speed and energy-efficient carry look-ahead adder
by: Balasubramanian, Padmanabhan, et al.
Published: (2022)