Network design and characterization for ZedWulf
In recent times, we see an increasing amount of research interest in exploring the usage of ARM architectures in High Performance Computing (HPC). While pure ARM chips have historically been lacking the performance edge over x86, ARM-FPGA hybrid designs such as the Zynq SoC can be the potential cata...
Saved in:
Main Author: | Dhakshina Moorthy Pradeep |
---|---|
Other Authors: | Nachiket Kapre |
Format: | Final Year Project |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/61959 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Graph MMU design for Zedwulf
by: Han, Jianglei
Published: (2014) -
Zedwulf: Power-Performance Tradeoffs of a 32-Node Zynq SoC Cluster
by: Moorthy, Pradeep, et al.
Published: (2015) -
Real-time video processing in ZedBoard
by: Chua, Ivan Rui Xiang
Published: (2017) -
A case for energy-efficient acceleration of graph problems using embedded FPGA-based SoCs
by: Moorthy, Pradeep, et al.
Published: (2018) -
Design and testing of an integrated cardiovascular telemedicine system
by: Rama Moorthy Senthil Kumar
Published: (2008)