Low power asynchronous 8051 implementation and evaluation
With the increasing demand for low power device in consumer electronics and biomedical field, the requirement and constraint for designing low power chip also increase. Due to the presence of clock network and clock skew, the larger chip area in design, such as microcontroller, presents the...
Saved in:
Main Author: | Ne Kyaw Zwa Lwin |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/65139 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Asynchronous-logic 8051 microcontroller and circuits : dynamic voltage control
by: Chang, Kok Leong.
Published: (2011) -
Design and implementation of a digital integrated circuit for logarithmic conversion (AS6)
by: Ne Kyaw Zwa Lwin
Published: (2011) -
Design and implementation of asynchronous low power sub-threshold memory circuit
by: Khor, Boon Pin.
Published: (2009) -
Design of a low-power asynchronous multiplier
by: Lim, Khoon Aun.
Published: (2008) -
A 250mV sub-threshold asynchronous 8051microcontroller with a novel 16T SRAM cell for improved reliability in 40nm CMOS
by: Kim, Jaeyoung, et al.
Published: (2013)