New algorithms for hardware-efficient implementation of sign detection and magnitude comparison in residue number systems
Residue Number System (RNS), being a non-positional number system, is emerging as a promising data representation to substitute the accustomed two’s complement number system for low-power and high-speed digital signal processing. Due to its carry free property at sub-word level, arithmetic operation...
Saved in:
Main Author: | Sachin Kumar |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/70712 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Implementation of cryptography algorithm on hardware platform
by: Tam, Zi Hao
Published: (2019) -
ASIC implementation of a high speed data scaler for residue number system
by: Chay, Chien Hong.
Published: (2012) -
Hardware and algorithm co-optimization for energy-efficient machine learning integrated circuits
by: Kim, Hyunjoon
Published: (2023) -
Hardware-efficient systolic-like modular design for two-dimensional discrete wavelet transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
Efficient VLSI implementation of 2^n scaling of signed integer in RNS {2^n-1, 2^n, 2^n+1}
by: Tay, Thian Fatt, et al.
Published: (2015)