Design and implementation of a synthesizable test-bench for testing the LDPC decoder IP
In order to ascertain that for certain range of signal to noise ratio, the bit error ratio of the delivery LDPC IP core meets the requirement of the 2.5G Ethernet system, a fully synthesizable test-bench which can support both simulation and emulation environments, has been designed and implemented...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Language: | English |
| Published: |
2018
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/73139 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |