A very-low dropout regulator
The design and simulation of a low-dropout regulator (LDO) with a dynamic biasing circuit, which is used to improve transient response, closed-loop bandwidth and loop gain, is presented in this report. With additional quiescent current utilized by dynamic biasing circuit, the primary LDO achieves fa...
Saved in:
Main Author: | Aung Phyoe Htut |
---|---|
Other Authors: | Chan Pak Kwong |
Format: | Final Year Project |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/74615 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low dropout linear voltage regulator
by: Tan, Max Chuan Hung.
Published: (2013) -
Design of low dropout voltage regulator (LDO)
by: Cheng, Yilin
Published: (2016) -
A fast low dropout regulator for digital systems
by: Jiang, Yushan
Published: (2016) -
A CMOS low dropout regulator for internet of things
by: Jiang, Yushan
Published: (2019) -
Resistor-less low dropout voltage regulator
by: Lee, Han Jian
Published: (2018)