Switch cell optimization for power gated design
One of the key features for the success of hand-held devices is their low power consumption. For complex architecture and high frequency computation, reducing chip power dissipation has become ever more important. Various techniques like Multi threshold, dynamic voltage and frequency scaling (DVFS)...
Saved in:
Main Author: | Somani Ronak Kailashbhai |
---|---|
Other Authors: | Lim Meng Hiot |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76077 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low power digital CMOS design based on adiabatic switching principles
by: Wang, Wen Yuan.
Published: (2009) -
Power and energy efficient ultra-fine-grained power switch for SRAMs
by: Yeoh, Yuan Lin.
Published: (2011) -
Controller design for switched-mode system
by: Mai, Quoc An
Published: (2014) -
Design and analysis of transimit / receive switch in CMOS
by: Lin, Kui.
Published: (2010) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011)