Educational simulator for analysing pipelined RISC architecture
This paper presents the implementation of a pipelined MIPS simulator for educational purpose. The MIPS simulator is built on top of an existing MIPS simulator ‘MARS’. MARS is a free online MIPS simulator that allow other programmers to add on new features to it through the Plug-in feature that is em...
Saved in:
Main Author: | Lim, Di Xiang |
---|---|
Other Authors: | Smitha Kavallur Prisharath Gopi |
Format: | Final Year Project |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/77021 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Educational simulator for analyzing pipelined LEGv8 architecture
by: Chia, Jia Tian
Published: (2022) -
CAI for microprocessor architecture and design of RISC architecture
by: De Vera, Rica Eunice T., et al.
Published: (2007) -
A Web/Java simulator for RISC processor
by: Ang, Rachel Sue Cheng
Published: (2023) -
Lightweight secure-boot architecture for RISC-V System-on-Chip
by: Haj-Yahya, Jawad, et al.
Published: (2020) -
A pipelined educational simulator for the ARM processor
by: Chia, Belinda Wei Qi
Published: (2022)