Timing mismatch calibration circuit for high-speed time-interleaved ADC
Time-Interleaved Analog-to-Digital Converter (TIADC) is a technique used to achieve a higher conversion speed of analog input signal to a digital output signal. Despite having an excellent operating frequency, this technique suffers from timing mismatch problem of the multiple channels of Analog-to-...
Saved in:
Main Author: | Seow, Yue Han |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/77891 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Timing mismatch calibration circuit for high-speed time-interleaved ADCs
by: Liu, Yifei
Published: (2018) -
Digital timing mismatch detection and calibration for high-speed time interleaved ADC
by: Ho, Raymond
Published: (2020) -
Timing mismatch calibration for time- interleaved ADC
by: Tan, Clarice Wen Ying
Published: (2019) -
Design of frequency-interleaved ADC with mismatch compensation
by: Qiu, L., et al.
Published: (2014) -
A digital time skew calibration technique for time-interleaved ADCs
by: Qiu, Lei, et al.
Published: (2016)