Ultra-low power 8-bit CMOS adder design based on approximate arithmetic
In response to the Moore's law and fast-pace society, low power and high speed IC design has become one of the most critical issues in semiconductor industry. Full adder is a commonly-used calculation tool in reality so that it can be a typical sample for low power IC design. In this paper, 1-b...
Saved in:
Main Author: | Hu, Zhengyu |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/78409 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
CMOS low power circuits for approximate computer arithmetic
by: Zhang, Han
Published: (2013) -
Design of ultra low power 1-bit full adder cell for logic devices
by: Kumar, Abhishek
Published: (2019) -
Low power design for approximate adders
by: Liu, Ling Li
Published: (2020) -
Low power CMOS circuits with approximate computer arithmetic
by: Cheng, Suoyu
Published: (2016) -
Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014)