Low power design for SRAM
As the development of microelectronics technology, the design of memory cell has already become an important embranchment in today’s semiconductor design. Memory cell presents a development trend towards more integration, more speediness and more low-power along with the size shrink of semiconductor...
Saved in:
Main Author: | Chen, Jiahuan |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/78498 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low-power and robust SRAM design
by: Chen, Junchao.
Published: (2013) -
Low-power techniques for CMOS SRAM design
by: Wang, Hai Bo
Published: (2009) -
Design of low-voltage low-power nano-scale SRAMs
by: Do, Anh Tuan
Published: (2011) -
Design and performance evaluation of a low-power data-line SRAM sense amplifier
by: Fu, Haitao, et al.
Published: (2010) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011)