Design of ultra low power 1-bit full adder cell for logic devices
Technology has been continuously changing and semiconductors industry has been constantly evolving for past few decades [2]. We have been scaling down the sizes of the transistors in order to accommodate the maximum number of them onto a single chip. The scaling down has reached effectively to 5nm n...
Saved in:
Main Author: | Kumar, Abhishek |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/78904 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014) -
Ultra low-power full-adder for biomedical applications
by: Chew, Eng Sue, et al.
Published: (2010) -
Ultra-low power 8-bit CMOS adder design based on approximate arithmetic
by: Hu, Zhengyu
Published: (2019) -
A full-custom IC design flow low power design using 16-bit full adder
by: Lim, Valerie Ying Fang.
Published: (2012) -
16-bit full adder design based on cadence full-custom IC design flow
by: Yan, Aung Win
Published: (2012)