High performance VLSI arithmetic macrocells
To investigate various techniques such as redundant arithemtic and residue number systems to produce large arithemtic functions in the form of VLSI macrocells capable of process independent reuse in systems incorporating standard on-chip bus sytems.
Saved in:
Main Authors: | Thambipillai Srikanthan, Damodaran Radhakrishnan, Premkumar, Annamalai Benjamin |
---|---|
Other Authors: | School of Applied Science |
Format: | Research Report |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/8120 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
VLSI efficient architectures for triple moduli based RNS computations
by: Cao, Bin
Published: (2008) -
Scalable and modular memory-based systolic architectures for discrete Hartley transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
High-throughput memory-based architecture for DHT using a new convolutional formulation
by: Swamy, M. N. S., et al.
Published: (2011) -
Power efficient mobile ad-hoc network
by: Ye, Ming Hua
Published: (2008) -
Power-balanced instruction scheduling for pipelined VLIW architectures
by: Xiao, Shu
Published: (2008)