Design and implementation of a reconfigurable machine for massively parallel neural computation (RM-nc)
The objective of the RM team is to provide a platform to implement a hardware version of an algorithm that is too complex to be accommodated in a single FPGA or ASIC devide. In particular we shall concentrate on neeural simulations.
Saved in:
Main Authors: | Erdogan, Sevki Serkan, Abdul Wahab, Premkumar, Annamalai Benjamin, Lee, Keok Kee, Srikantan, T., Leong, Peng Chor |
---|---|
Other Authors: | School of Applied Science |
Format: | Research Report |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/8138 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design and implementation of a reconfigurable machine (RM) by using the Xilinx XC4005 FPGA and mapping the robotics control on RM
by: Kuo, Yue Kong.
Published: (2009) -
Transparent version control system for UNIX
by: Erdogan, Sevki Serkan, et al.
Published: (2008) -
Implementation of real-time low-rate speech coder with echo and noise canceller
by: Tan, Eng Chong, et al.
Published: (2008) -
MASSIVELY PARALLEL NEURAL SIGNAL PROCESSING
by: TAM WING KIN
Published: (2017) -
Development of massively parallel nanolithography
by: Lee, Sharon Mei Yi.
Published: (2013)