Asynchronous-logic QDI quad-rail sense-amplifier half-buffer approach for NoC router design
We propose a low area overhead and power-efficient asynchronous-logic quasi-delay-insensitive (QDI) sense-amplifier half-buffer (SAHB) approach with quad-rail (i.e., 1-of-4) data encoding. The proposed quad-rail SAHB approach is targeted for area- and energy-efficient asynchronous network-on-chip (A...
Saved in:
Main Authors: | Ho, Weng-Geng, Chong, Kwen-Siong, Ne, Kyaw Zwa Lwin, Gwee, Bah-Hwee, Chang, Joseph Sylvester |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90106 http://hdl.handle.net/10220/48423 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack
by: Ho, Weng-Geng, et al.
Published: (2017) -
High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits
by: Ho, Weng-Geng, et al.
Published: (2016) -
PC-Router
by: Bautista, Cristina G., et al.
Published: (1994) -
A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA)
by: Zhou, Rong, et al.
Published: (2015) -
On-chip trans-dimensional plasmonic router
by: Dong, S., et al.
Published: (2021)