An ultra low-power successive approximation ADC using an offset-biased auto-zero comparator
This paper presents a new offset-biased autozero comparator for the design of an ultra low-power...
Saved in:
Main Authors: | Chan, Pak Kwong, Susanti, Yulia, Ong, Vincent K. S. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90557 http://hdl.handle.net/10220/6377 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
The design of a successive approximation register (SAR) ADC for BMS
by: Huang, Junwei
Published: (2023) -
The successive approximation register (SAR) analog to digital converter (ADC)
by: Yap, Xuan Yu
Published: (2019) -
An untrimmed CMOS amplifier with high CMRR and low offset for sensor applications
by: Zhang, Xiao Ling, et al.
Published: (2010) -
Adiabatic comparator for analog-to-digital converter (ADC)
by: Sanket Gupta.
Published: (2011) -
Low-power comparator-based pipelined ADC
by: Liew, Tien Wei.
Published: (2011)