Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
Runtime reconfiguration is a promising solution for reducing hardware cost in embedded systems, without compromising on performance. We present a framework that aims to increase the advantages of runtime reconfiguration on reconfigurable processors that support full or partial runtime reconfiguratio...
Saved in:
Main Authors: | Lam, Siew-Kei, Srikanthan, Thambipillai, Clarke, Christopher T. |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/97946 http://hdl.handle.net/10220/12235 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
FPGA-aware custom instructions for reconfigurable instruction set processors
by: Lam, Siew Kei
Published: (2011) -
Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs
by: Singh, Amit Kumar, et al.
Published: (2013) -
Runtime reconfiguration of custom instructions for real-time embedded systems
by: Huynh, H.P., et al.
Published: (2013) -
Runtime reconfigurable platform for embedded systems
by: Krishnamoorthy Baskaran
Published: (2008) -
Rapid memory-aware selection of hardware accelerators in programmable SoC design
by: Prakash, Alok, et al.
Published: (2019)