Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
Runtime reconfiguration is a promising solution for reducing hardware cost in embedded systems, without compromising on performance. We present a framework that aims to increase the advantages of runtime reconfiguration on reconfigurable processors that support full or partial runtime reconfiguratio...
Saved in:
Main Authors: | Lam, Siew-Kei, Srikanthan, Thambipillai, Clarke, Christopher T. |
---|---|
其他作者: | School of Computer Engineering |
格式: | Conference or Workshop Item |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/97946 http://hdl.handle.net/10220/12235 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
FPGA-aware custom instructions for reconfigurable instruction set processors
由: Lam, Siew Kei
出版: (2011) -
Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs
由: Singh, Amit Kumar, et al.
出版: (2013) -
Runtime reconfiguration of custom instructions for real-time embedded systems
由: Huynh, H.P., et al.
出版: (2013) -
Runtime reconfigurable platform for embedded systems
由: Krishnamoorthy Baskaran
出版: (2008) -
Reconfiguration algorithms for degradable VLSI arrays with switch faults
由: Zhu, Yuanbo, et al.
出版: (2013)