Autonomous soft-error tolerance of FPGA configuration bits
10.1145/2629580
Saved in:
Main Authors: | Das, Anup, Venkataraman, Shyamsundar, Kumar, Akash |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
Association for Computing Machinery
2016
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/123170 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Improving autonomous soft-error tolerance of FPGA through LUT configuration bit manipulation
by: Das, A., et al.
Published: (2014) -
FAULT-TOLERANT MULTI-PROCESSOR SYSTEMS FOR NANO-SATELLITES
by: SHYAMSUNDAR VENKATARAMAN
Published: (2015) -
Soft-error tolerant design for satellite-board computations
by: Zhang, Lei
Published: (2016) -
An efficient soft error protection scheme for MPSoC and FPGA-based verification
by: Liu, Weichen, et al.
Published: (2013) -
Bit serial modular multiplication on FPGA
by: Nazar, Medi A., et al.
Published: (2005)