ANALYTIC METHODS FOR TIMING ANALYSIS OF INTERCONNECTS IN CMOS VERY LARGE SCALE INTEGRATED CIRCUITS
Master's
Saved in:
Main Author: | ALAN YONG KUEN FATT |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Theses and Dissertations |
Published: |
2020
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/180501 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Design of hierarchy extractor for very large scale integration (VLSI) integrated circuit design
by: Hidayat, Randy Williams.
Published: (2009) -
Equivalent circuit model of on-wafer CMOS interconnects for RFICs
by: Shi, Xiaomeng, et al.
Published: (2009) -
Equivalent circuit model of on-wafer CMOS interconnects for RFICs
by: Shi, X., et al.
Published: (2014) -
Modelling on the very large-scale connectome
by: Ódor, Géza, et al.
Published: (2021) -
Delay sensitivity analysis of scaled BiCMOS/CMOS/ECL circuits
by: Sin, You Seng.
Published: (2009)