DESIGN OF LOW POWER, HARDWARE-AWARE ANALOG MEMORY-BASED ACCELERATORS FOR DEEP LEARNING
Ph.D
Saved in:
Main Author: | VELURI HASITA |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2022
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/225258 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
High Throughput, Area-Efficient, and Variation-Tolerant 3D In-memory Compute System for Deep Convolutional Neural Networks
by: EVGENY ZAMBURG, et al.
Published: (2021) -
Rapid memory-aware selection of hardware accelerators in programmable SoC design
by: Prakash, Alok, et al.
Published: (2019) -
Hardware acceleration for non-linear layers of transformer networks on RISC-V CPU
by: Seenivasagan Haresh
Published: (2024) -
The systematic use of analogies in teaching abstract concepts in chemistry: Effects on achievement and retention
by: Rebollos, David S.
Published: (1997) -
Quantum correction hardware accelerator design on FPGA
by: Soh, Siang Yang
Published: (2024)