DDPMnet: All-Digital Pulse Density-Based DNN Architecture with 228 Gate Equivalents/MAC Unit, 28-TOPS/W and 1.5-TOPS/mm2 in 40nm
10.1109/CICC53496.2022.9772786
Saved in:
Main Authors: | Animesh Gupta, Viveka Konandur, Thoithoi Salam, Saurabh Jain, Orazio Aiello, Paolo Crovettii, Massimo Alioto |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
IEEE
2023
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/237282 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
A 109TOPS/mm2 and 749-1,459TOPS/W SRAM Buffer with In-Memory Inference and Prediction-Less Bitline Activity Reduction in 28nm
by: Konandur Rajanna, Viveka, et al.
Published: (2021) -
38.4-pW, 0.14-mm2 Body-Driven Temperature-to-Digital Converter and Voltage Reference with 0.6-1.6-V Unregulated Supply for Battery-Less Systems
by: Luigi Fassio, et al.
Published: (2023) -
Fully-Digital Self-Calibrating Decoder with Sub-µW, 1.6fJ-convstep and 0.0075mm2 per Receptor for Scaling to Human-Like Tactile Sensing Density
by: Agarwal, Prachi, et al.
Published: (2021) -
Capacitance-to-Digital Converter for Operation Under Uncertain Harvested Voltage down to 0.3V with No Trimming, Reference and Voltage Regulation
by: ALIOTO,MASSIMO BRUNO, et al.
Published: (2022) -
On-Chip Links with Energy-Quality Tradeoff in Error-Resilient and Machine Learning Applications
by: Konandur Rajanna, Viveka, et al.
Published: (2021)