Application of PEEC modeling for the development of a novel multi-gigahertz test interface with fine pitch wafer level package
Ph.D
Saved in:
Main Author: | JAYASANKER JAYABALAN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/27829 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
A novel test strategy for fine pitch wafer-level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
Test bench modeling and characterization for fine pitch wafer level packaged devices
by: Jayabalan, J., et al.
Published: (2014) -
PEEC model for multiconductor systems including dielectric mesh
by: Jayabalan, J., et al.
Published: (2014) -
A fast PEEC technique for full-wave parameters extraction of distributed elements
by: Teo, S.A., et al.
Published: (2014) -
Design and characterization of interposers for high speed fine pitch wafer level packaged device testing
by: TAN PANG HOAW, JIMMY
Published: (2011)