Configuration bitstream compression for dynamically reconfigurable FPGAs
10.1109/ICCAD.2004.1382679
Saved in:
Main Authors: | Pan, J.H., Mitra, T., Wong, W.-F. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/40559 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A novel online hardware task scheduling and placement algorithm for 3D partially reconfigurable FPGAs
by: Marconi, T., et al.
Published: (2013) -
Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
by: Mao, Fubing, et al.
Published: (2016) -
Design automation flow for partial run-time reconfiguration on FPGAs
by: Mao, Fubing
Published: (2017) -
Kinematics, dynamics, calibration, and configuration optimization of modular reconfigurable robots
by: Yang, Guilin
Published: (2008) -
Implementation of core coalition on FPGAs
by: Mysur, K.T., et al.
Published: (2014)