Optimal placement-aware trace-based scheduling of hardware reconfigurations for FPGA accelerators
10.1109/FCCM.2009.49
Saved in:
Main Authors: | Sim, J.E., Wong, W.-F., Teich, J. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/41618 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Interprocedural placement-aware configuration prefetching for FPGA-based systems
by: Sim, J.E., et al.
Published: (2013) -
HARDWARE-SOFTWARE CODESIGN FOR RUN-TIME RECONFIGURABLE FPGA-BASED SYSTEMS
by: SIM JOON, EDWARD
Published: (2010) -
A novel online hardware task scheduling and placement algorithm for 3D partially reconfigurable FPGAs
by: Marconi, T., et al.
Published: (2013) -
Comparison between GPU and FPGA as hardware accelerator
by: Yang, Lu
Published: (2014) -
Quantum correction hardware accelerator design on FPGA
by: Cao, Hongyu
Published: (2023)