Vertical silicon nanowire platform for low power electronics and clean energy applications

Vertical silicon nanowire platform for low power electronics and clean energy applications

10.1155/2012/492121

Saved in:

Bibliographic Details
Main Authors:	Lo, G.Q., Kwong, D.-L., Li, X., Sun, Y., Ramanathan, G., Chen, Z.X., Wong, S.M., Li, Y., Shen, N.S., Buddharaju, K., Yu, Y.H., Lee, S.J., Singh, N.
Other Authors:	ELECTRICAL & COMPUTER ENGINEERING
Format:	Review
Published:	2014
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/68456
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

Similar Items

Vertical silicon nanowire platform for low power electronics and clean energy applications
by: Kwong, Dim Lee, et al.
Published: (2013)

Silicon nanowires thermoelectric devices
by: Li, Y., et al.
Published: (2014)

Silicon nanowire forthermoelectric applications: Effects of contact resistance
by: Li, Y., et al.
Published: (2014)

Chip-level thermoelectric power generators based on high-density silicon nanowire array prepared with top-down CMOS technology
by: Li, Y., et al.
Published: (2014)

Silicon vertical-nano-wire based photovaltaic device
by: Wang, J., et al.
Published: (2014)

Trap layer engineered gate-all-around vertically stacked twin Si -nanowire nonvolatile memory
by: Fu, J., et al.
Published: (2014)

Effect of nickel silicide induced dopant segregation on vertical silicon nanowire diode performance
by: Tan, Chuan Seng, et al.
Published: (2014)

Vertical Silicon Nanowire Gate-All-Around Tunneling Field Effect Tranistors for Future Low Power Nanoelectronics
by: RAMANATHAN GANDHI
Published: (2012)

Improved carrier injection in gate-all-around Schottky barrier silicon nanowire field-effect transistors
by: Peng, J.W., et al.
Published: (2014)

Vertical silicon nanowire diode with nickel silicide induced dopant segregation
by: Li, Xiang, et al.
Published: (2013)

Thermoelectric performance of silicon nanowires
by: Zhang, G., et al.
Published: (2014)

Selective Wet Etching of Silicon Germanium in Composite Vertical Nanowires
by: ZHASLAN BARAISSOV, et al.
Published: (2020)

Optically transparent vertical silicon nanowire arrays for live-cell imaging
by: Elnathan, Roey, et al.
Published: (2022)

Perspective of flash memory realized on vertical Si nanowires
by: Yu, Hongyu, et al.
Published: (2013)

Cleaning force in laser cleaning of silicon substrates
by: Song, W.D., et al.
Published: (2014)

Laser cleaning of silicon surface with deposition of different liquid films
by: Lu, Y.F., et al.
Published: (2014)

Laser cleaning of silicon surface with deposition of different liquid films
by: Lu, Y.F., et al.
Published: (2014)

Modeling of stress-retarded orientation-dependent oxidation: Shape engineering of silicon nanowire channels
by: Ma, F.-J., et al.
Published: (2014)

Impact of exposing lithium metal to monocrystalline vertical silicon nanowires for lithium-ion microbatteries
by: Refino, Andam Deatama, et al.
Published: (2024)

Synthesis of vertically aligned carbon nanotubes films on silicon wafers by pyrolysis of ethylenediamine
by: De Zhang, W., et al.
Published: (2014)

Ultralow thermal conductivity of isotope-doped silicon nanowires
by: Yang, N., et al.
Published: (2014)

Transport characteristics of Si nanowires in bulk silicon and SOI wafers
by: Agarwal, A., et al.
Published: (2016)

A MEMS platform for 2-D fine-positioning and locking of optical ball-lens in silicon photonics packaging
by: Zhang, Q.X., et al.
Published: (2014)

Violation of Fourier's law and anomalous heat diffusion in silicon nanowires
by: Yang, N., et al.
Published: (2014)

Complementary metal-oxide-semiconductor compatible Al-catalyzed silicon nanowires
by: Whang, S.J., et al.
Published: (2014)

Si-nanowire based gate-all-around nonvolatile SONOS memory cell
by: Fu, J., et al.
Published: (2014)

Self-consistent Schrödinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons
by: Chin, S.K., et al.
Published: (2014)

Self-consistent Schrödinger-Poisson simulations on capacitance-voltage characteristics of silicon nanowire gate-all-around MOS devices with experimental comparisons
by: Chin, S.K., et al.
Published: (2014)

Reduced carrier backscattering in heterojunction SiGe nanowire channels
by: Jiang, Y., et al.
Published: (2014)

Size dependent thermoelectric properties of silicon nanowires
by: Shi, L., et al.
Published: (2014)

Performance breakthrough in 8 nm gate length gate-all-around nanowire transistors using metallic nanowire contacts
by: Jiang, Y., et al.
Published: (2014)

Si nanowire CMOS transistors and circuits by top-down technology approach
by: Balasubramanian, N., et al.
Published: (2016)

Polycrystalline Si nanowire SONOS nonvolatile memory cell fabricated on a gate-all-around (GAA) channel architecture
by: Fu, J., et al.
Published: (2014)

Probing thermal transport across amorphous region embedded in a single crystalline silicon nanowire
by: Zhao, Y., et al.
Published: (2021)

Entrapment of gold catalyst in silicon/silicon-oxide nanowires
by: Li, Feng Ji, et al.
Published: (2015)

Photoluminescence and optical limiting properties of silicon nanowires
by: Pan, H., et al.
Published: (2014)

Vertically aligned antimony nanowires as solid-state pH sensors
by: Chang, P.-C., et al.
Published: (2014)

Growth mechanism of silicon nanowires from nickel-coated silicon wafer
by: Li, Fengji
Published: (2013)

Morphology of silicon/silicon-oxide nanowires grown from nickel-coated silicon wafers
by: Li, Feng Ji, et al.
Published: (2015)

Carrier recombination efficiency and photocarrier transport in vertically aligned silicon nanowire arrays as probed by photoluminescence and terahertz spectroscopy
by: Muldera, Joselito E.
Published: (2016)