Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices

Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices

10.1109/PESC.2001.954439

Saved in:
Bibliographic Details
Main Authors: Gan, K.P., Liang, Y.C., Samudra, G.S., Xu, S.M., Yong, L.
Other Authors: ELECTRICAL & COMPUTER ENGINEERING
Format: Conference or Workshop Item
Published: 2014
Subjects:
Superjunction MOS structure
VDMOS
Online Access:http://scholarbank.nus.edu.sg/handle/10635/71466
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore
id sg-nus-scholar.10635-71466
record_format dspace
spelling sg-nus-scholar.10635-714662024-11-11T08:21:00Z Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices Gan, K.P. Liang, Y.C. Samudra, G.S. Xu, S.M. Yong, L. ELECTRICAL & COMPUTER ENGINEERING Superjunction MOS structure VDMOS 10.1109/PESC.2001.954439 PESC Record - IEEE Annual Power Electronics Specialists Conference 4 2156-2159 PRICD 2014-06-19T03:24:04Z 2014-06-19T03:24:04Z 2001 Conference Paper Gan, K.P.,Liang, Y.C.,Samudra, G.S.,Xu, S.M.,Yong, L. (2001). Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices. PESC Record - IEEE Annual Power Electronics Specialists Conference 4 : 2156-2159. ScholarBank@NUS Repository. <a href="https://doi.org/10.1109/PESC.2001.954439" target="_blank">https://doi.org/10.1109/PESC.2001.954439</a> 0780370678 02759306 http://scholarbank.nus.edu.sg/handle/10635/71466 NOT_IN_WOS Scopus
institution National University of Singapore
building NUS Library
continent Asia
country Singapore
Singapore
content_provider NUS Library
collection ScholarBank@NUS
topic Superjunction MOS structure
VDMOS
spellingShingle Superjunction MOS structure
VDMOS
Gan, K.P.
Liang, Y.C.
Samudra, G.S.
Xu, S.M.
Yong, L.
Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices
description 10.1109/PESC.2001.954439
author2 ELECTRICAL & COMPUTER ENGINEERING
author_facet ELECTRICAL & COMPUTER ENGINEERING
Gan, K.P.
Liang, Y.C.
Samudra, G.S.
Xu, S.M.
Yong, L.
format Conference or Workshop Item
author Gan, K.P.
Liang, Y.C.
Samudra, G.S.
Xu, S.M.
Yong, L.
author_sort Gan, K.P.
title Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices
title_short Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices
title_full Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices
title_fullStr Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices
title_full_unstemmed Poly Flanked VDMOS (PFVDMOS): A superior technology for superjunction devices
title_sort poly flanked vdmos (pfvdmos): a superior technology for superjunction devices
publishDate 2014
url http://scholarbank.nus.edu.sg/handle/10635/71466
_version_ 1821219732514144256

Similar Items