V t balancing and device sizing towards high yield of sub-threshold static logic gates
10.1145/1283780.1283857
Saved in:
Main Authors: | Pu, Y., De Gyvez, J.P., Corporaal, H., Ha, Y. |
---|---|
其他作者: | ELECTRICAL & COMPUTER ENGINEERING |
格式: | Conference or Workshop Item |
出版: |
2014
|
主題: | |
在線閱讀: | http://scholarbank.nus.edu.sg/handle/10635/84346 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | National University of Singapore |
相似書籍
-
An ultra-low-energy multi-standard JPEG Co-processor in 65 nm CMOS with sub/near threshold upply voltage
由: Pu, Y., et al.
出版: (2014) -
On the road towards robust and ultra low energy CMOS digital circuits using sub/near threshold power supply
由: PU YU
出版: (2011) -
ULTRA ENERGY-EFFICIENT SUB-/NEAR-THRESHOLD COMPUTING: PLATFORM AND METHODOLOGY
由: ZHAO WENFENG
出版: (2014) -
Statistical noise margin estimation for sub-threshold combinational circuits
由: Pu, Y., et al.
出版: (2014) -
FACE IMAGE DE-OCCLUSION WITH VARIABLE-THRESHOLD ROBUST PCA
由: LI GUODONG
出版: (2016)