PERANCANGAN DAN SIMULASI VHDL RISC PROCESSOR ELEMENT UNTUK ARSITEKTUR PARALEL PENGOLAHAN CITRA LAPCAM
<b> Abstract :</b><p align=\"justify\"> <br /> A new parallel architecture concept for image processing has been successfully developed. This architecture named LAPCAM (Linear Array of Processors with Content Addressable Memories). <br /> LAPCAM has three m...
Saved in:
| Main Author: | |
|---|---|
| Format: | Theses |
| Language: | Indonesia |
| Online Access: | https://digilib.itb.ac.id/gdl/view/5327 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Institut Teknologi Bandung |
| Language: | Indonesia |