A VHDL implementation of an enhanced reconfigurable arithmetic logic unit implemented in Virtex 4
Reconfigurable computing has been a computing method that further develops the processing speed of the software. It drastically increases the computing speed depending on the implementation and the hardware specifications. It requires manipulation of the hardware configurations in reconfigurable dev...
Saved in:
Main Authors: | Bravo, Christian Benedict, Ignacio, Marianne |
---|---|
Format: | text |
Language: | English |
Published: |
Animo Repository
2011
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/etd_bachelors/11314 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Language: | English |
Similar Items
-
A VHDL implementation of an enhanced reconfigurable arithmetic logic unit implemented in Virtex 4
by: Bravo, Christian Benedict, et al.
Published: (2011) -
Development of core library modules for virtex-5 FPGA board
by: Arrieta, Alexia Mari P., et al.
Published: (2017) -
Reconfigurable ALU for 16-bit DLX based RISC microprocessor core
by: Cardenas, Pernell, et al.
Published: (2008) -
An FPGA-based 8-bit 8051 compatible microcontroller
by: Chua, James Earl C., et al.
Published: (2014) -
Fast neuromimetic object recognition using FPGA outperforms GPU implementations
by: Orchard, G., et al.
Published: (2016)