SPECO : stochastic perturbation based clock tree optimization considering temperature uncertainty
Modern computing system applications or workloads can bring significant non-uniform temperature gradient on-chip, and hence can cause significant temperature uncertainty during clock-tree synthesis. Existing designs of clock-trees have to assume a given time-invariant worst-case temperature map but...
Saved in:
Main Authors: | Basir-Kazeruni, Sina, Yu, Hao, Gong, Fang, Hu, Yu, Liu, Chunchen, He, Lei |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/103438 http://hdl.handle.net/10220/19258 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Stochastic behavioral modeling and analysis for analog/mixed-signal circuits
by: Gong, Fang, et al.
Published: (2013) -
Fast timing analysis of clock networks considering environmental uncertainty
by: Wang, Hai, et al.
Published: (2012) -
Thermal-reliable 3D clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model
by: Shang, Yang, et al.
Published: (2013) -
Reliable 3-D clock-tree synthesis considering nonlinear capacitive TSV model with electrical–thermal–mechanical coupling
by: P. D., Sai Manoj, et al.
Published: (2013) -
Power optimization in clock tree synthesis
by: Jagirdar Agathya
Published: (2018)