A 0.9-µ A quiescent current output-capacitorless LDO regulator with adaptive power transistors in 65-nm CMOS
An ultra-low quiescent current output-capacitorless low-dropout (OCL-LDO) regulator with adaptive power transistors technique is presented in this paper. The proposed technique permits the regulator to transform itself between 2-stage and 3-stage cascaded topologies with respective power transistor,...
Saved in:
Main Authors: | Chong, Sau Siong, Chan, Pak Kwong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/106620 http://hdl.handle.net/10220/16650 http://dx.doi.org/10.1109/TCSI.2012.2215392 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A FVF based output capacitorless LDO regulator with wide load capacitance range
by: Chong, Sau Siong, et al.
Published: (2013) -
Design of capacitorless LDO with compensation circuits
by: Xiong, Yuanting.
Published: (2009) -
A quiescent 407-nA output-capacitorless low-dropout regulator with 0-100-mA load current range
by: Jiang, Yushan, et al.
Published: (2021) -
An ultra-fast 65nm capacitorless LDO regulator dedicated for sensory detection using a direct feedback dual self-reacting loop technique
by: Kok, Chiang-Liang, et al.
Published: (2013) -
Ultra low quiescent current slew rate enhanced OCL-LDO
by: Chua, Jocelyn Shin Hun
Published: (2014)