Low power CMOS memory circuit design
Two novel SRAM is proposed and simulated with TSMC 40nm technology. Both novel 10T SRAM is designed to be used under low power supply, with features such as low power consumption and high reading static noise margin. Both proposed SRAM can operate under supply voltage as low as 0.31V. Under this sup...
Saved in:
主要作者: | Foo, Chee Heng |
---|---|
其他作者: | Lau K T |
格式: | Final Year Project |
語言: | English |
出版: |
Nanyang Technological University
2020
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/138635 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Low power CMOS circuits
由: Teo, Kok Chin
出版: (2014) -
Design and implementation of asynchronous low power sub-threshold memory circuit
由: Khor, Boon Pin.
出版: (2009) -
CMOS differential logic circuits for low power and high-speed applications
由: They, Kian Seng
出版: (2008) -
Low voltage low power CMOS circuits for IoT applications
由: Liu, Yue
出版: (2019) -
Analysis of CMOS circuits : glitch power
由: Cai, Hong
出版: (2008)