Performance estimation of FPGA modules for modular design methodology using artificial neural network
Modern FPGAs consist of millions of logic resources allowing hardware designers to map increasingly large designs. However, the design productivity of mapping large designs is greatly affected by the long runtime of FPGA CAD flow. To mitigate it, modular design methodology has been introduced in the...
Saved in:
Main Authors: | Herath, Kalindu, Prakash, Alok, Srikanthan, Thambipillai |
---|---|
Other Authors: | School of Computer Science and Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/139198 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Power-efficient mapping of large applications on modern heterogeneous FPGAs
by: Herath, Kalindu, et al.
Published: (2021) -
PARTIALLY RECONFIGURABLE HETEROGENEOUS MULTI-PROCESSOR SYSTEMS ON-CHIP
by: NGUYEN DUY ANH TUAN
Published: (2017) -
Solve Ax=B on an FPGA
by: Ling, Jun Han
Published: (2024) -
An FPGA-in-the-Loop Simulation of a Neural Network-based Optimization of Greenhouse Supplemental Illumination
by: Espera, Alejandro H, Jr, et al.
Published: (2015) -
B*-tree based variability-aware floorplanning
by: Zhang, W., et al.
Published: (2014)