A calibration-free/DEM-free 8-bit 2.4-GS/s single-core digital-to-analog converter with a distributed biasing scheme
This paper describes a calibration-free/dynamic-element-matching-free 8-bit 2.4-GS/s single-core current-steering digital-to-analog converter (CS-DAC) featuring an integral nonlinearity of ±0.097 LSB (equivalent to 11-bit accuracy), a differential nonlinearity of 0.15/-0.05 LSB, a spurious-free dyna...
Saved in:
Main Authors: | Juanda, Shu, Wei, Chang, Joseph Sylvester |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/142507 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 10-bit 3.75-GS/s binary-weighted DAC with 58.6-pJ energy consumption in 65-nm CMOS
by: Chacón, Oscar Morales, et al.
Published: (2021) -
LOW-VOLTAGE LOW-POWER ANALOG-TO-DIGITAL CONVERTERS
by: TAO YONGHONG
Published: (2012) -
Excited state free energy calculation of fluorescence dye, cy3 in different environments
by: Pilailuk Sawangsang
Published: (2015) -
Analysis and design of high-speed digital-to-analog converters
by: Juanda
Published: (2018) -
Detecting Einstein-Podolsky-Rosen steering for continuous variable wavefunctions
by: Su, H.-Y., et al.
Published: (2014)