A high-speed 2-bit/cycle SAR ADC with time-domain quantization
This brief presents a 2-bit/cycle successive approximation register (SAR) analog-to-digital converter (ADC) with time-domain quantization, which only needs one capacitive digital-to-analog converter (DAC) array. A duplicated dynamic comparator is adopted to generate the time references. To quantize...
Saved in:
Main Authors: | Qiu, Lei, Yang, Chuanshi, Wang, Keping, Zheng, Yuanjin |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/142511 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A low power pre-setting based sub-radix-2 approximation for multi-bit/cycle SAR ADCs
by: Qiu, Lei, et al.
Published: (2021) -
A 4.06 mW 10-bit 150 MS/s SAR ADC with 1.5-bit/cycle operation for medical imaging applications
by: Sunny, Sharma, et al.
Published: (2019) -
Time-interleaved SAR ADC with background timing-skew calibration for UWB wireless communication in IoT systems
by: Seong, Kiho, et al.
Published: (2020) -
8 bit asynchronous SAR ADC
by: Mahesha, Ballaki Aditya
Published: (2024) -
A 28 nm CMOS 10 bit 100 ms/s asynchronous SAR ADC with low-power switching procedure and timing-protection scheme
by: Tang, Fang, et al.
Published: (2022)