High-speed CMOS time-domain ADC design
Time-domain ADC (TD-ADC) has been emerging recently because of its compact area and energy efficiency for high-speed medium-resolution (8-10 bits) applications. However, the speed superiority of TD-ADC over the voltage-domain comparatives remains to be verified, as the published TD-ADC shows no a...
Saved in:
Main Author: | Chen, Qian |
---|---|
Other Authors: | Boon Chirn Chye |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/168331 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High-speed CMOS pipelined subranging ADC
by: Fan, Xianping
Published: (2010) -
High-Speed ADC
by: Lu, Qian Qian
Published: (2015) -
High speed ADC
by: Lin, Esmond Chengyuan
Published: (2017) -
Interface design of high speed ADC based on FPGA
by: Li, Ziyi
Published: (2023) -
Timing mismatch calibration circuit for high-speed time-interleaved ADCs
by: Liu, Yifei
Published: (2018)