Adder and multiplier design for computing-in-memory architecture based on ReRAM
We live in an era where the semiconductor and computer industries are developing rapidly. It can find that these two industries are mutually reinforcing. Better performance chips provide hardware conditions for more powerful applications, while the constantly evolving computer and internet fields ha...
Saved in:
Main Author: | Zheng, Buyun |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/171442 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Reconfigurable 2T2R ReRAM architecture for versatile data storage and computing in-memory
by: Chen, Yuzong, et al.
Published: (2022) -
Digital ReRAM-based compute-in-memory design
by: Xu, Jiawei
Published: (2024) -
Multi-valued logic synthesis for Resistive Random Access Memory (RERAM) based in-memory computing
by: Surhonne Anmol Prakash
Published: (2018) -
Modulo adders, multipliers and shared-moduli architectures for moduli of type
by: Shibu, Menon
Published: (2008) -
Simulation of 1T1R (one-transistor one ReRAM) memory cell
by: Chen, Bo
Published: (2021)