Advancing chip-level communication: a comparative analysis of conventional, smart, and ARSmart network-on-chip architectures
This Final Year Project (FYP) report presents a comprehensive analysis of Software Defined on-Chip Networking within Network-on-Chip (NoC) architectures, specifically focusing on conventional NoC, SMART NoC, and ArSMART NoC designs. It investigates these architectures through simulations to asses...
Saved in:
主要作者: | Peh, Elijah Kai En |
---|---|
其他作者: | Weichen Liu |
格式: | Final Year Project |
語言: | English |
出版: |
Nanyang Technological University
2024
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/175118 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Experimental investigation on the performance of ArSMART NoC architecture
由: Winson, Marvin
出版: (2022) -
ArSMART : an improved SMART NoC design supporting arbitrary-turn transmission
由: Chen, Hui, et al.
出版: (2022) -
SYSTEM-ON-CHIP ARCHITECTURE FOR DCO-OFDM BASED VISIBLE LIGHT COMMUNICATION
由: PRATAMA PUTRA (NIM: 23215033), ANGGA -
Exploring network-on-chip architectures: performance optimization and experimental analysis
由: Wong, Adelina Ting Wen
出版: (2024) -
Comparative characteristics of on-chip single- and double-level square inductors
由: Yin, W.Y., et al.
出版: (2014)