8 bit asynchronous SAR ADC
In this project, we propose the design of an 8-bit Asynchronous Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC). This ADC is engineered to resolve signals up to 100 MHz and can perform conversions at a clock speed of 200 MHz. The ADC is optimized for low power consumption,...
Saved in:
Main Author: | Mahesha, Ballaki Aditya |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2024
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/177191 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024) -
Design of a differential 8-bit asynchronous SAR ADC for in-memory-computing
by: Li, Jiayi
Published: (2024) -
High-speed flash adc design
by: GU JUN
Published: (2010) -
A low power pre-setting based sub-radix-2 approximation for multi-bit/cycle SAR ADCs
by: Qiu, Lei, et al.
Published: (2021) -
A high-speed 2-bit/cycle SAR ADC with time-domain quantization
by: Qiu, Lei, et al.
Published: (2020)