Analog circuit layout design based on cadence virtuoso and calibre
This thesis examines the utilization of semiconductor physics in analog circuit design, specifically highlighting amplifier layout design and its related issues. Beginning with essential semiconductor principles, it examines the impacts of doping, carrier transport, and band structure on device effi...
Saved in:
Main Author: | Bai, Jiaming |
---|---|
Other Authors: | Tang Xiaohong |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2025
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/183066 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
DESIGN OF A HIGH PRECISION SAMPLE-AND-HOLD CIRCUIT FOR A/D CONVERTER
by: YEP SENG YONG
Published: (2020) -
Optimum partitioning problem for rectilinear VLSI layout
by: Ku, L.-P., et al.
Published: (2014) -
A decision modeling approach for redesigning and selection for manufacturing layout: A case study of metal manufacturing company
by: Bacudio, Lindley R., et al.
Published: (2015) -
A procedural approach based on cellular automata for the generation of spatial layout designs
by: Ng, Chelsea Shan Xian, et al.
Published: (2025) -
Optimised layout generator for microgyroscope
by: Tay, F.E.H., et al.
Published: (2014)