Analog circuit layout design based on cadence virtuoso and calibre
This thesis examines the utilization of semiconductor physics in analog circuit design, specifically highlighting amplifier layout design and its related issues. Beginning with essential semiconductor principles, it examines the impacts of doping, carrier transport, and band structure on device effi...
Saved in:
主要作者: | Bai, Jiaming |
---|---|
其他作者: | Tang Xiaohong |
格式: | Thesis-Master by Coursework |
語言: | English |
出版: |
Nanyang Technological University
2025
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/183066 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
DESIGN OF A HIGH PRECISION SAMPLE-AND-HOLD CIRCUIT FOR A/D CONVERTER
由: YEP SENG YONG
出版: (2020) -
Optimum partitioning problem for rectilinear VLSI layout
由: Ku, L.-P., et al.
出版: (2014) -
A decision modeling approach for redesigning and selection for manufacturing layout: A case study of metal manufacturing company
由: Bacudio, Lindley R., et al.
出版: (2015) -
A procedural approach based on cellular automata for the generation of spatial layout designs
由: Ng, Chelsea Shan Xian, et al.
出版: (2025) -
Optimised layout generator for microgyroscope
由: Tay, F.E.H., et al.
出版: (2014)