Feasibility studies of high data rate ADC
In the design project, a 2-bit flash ADC stage has been developed. All the functional blocks are investigated and optimized according the design specifications. The proposed fully differential double-sampled sample and hold circuit with low pedestal error and a fully differential dynamic latch compa...
Saved in:
Main Author: | Goo, Yong Soon. |
---|---|
Other Authors: | Boon Chirn Chye |
Format: | Final Year Project |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/18375 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of high performance continuous time sigma delta ADC
by: Zhang, Fan
Published: (2011) -
Adiabatic comparator for analog-to-digital converter (ADC)
by: Sanket Gupta.
Published: (2011) -
Low-power comparator-based pipelined ADC
by: Liew, Tien Wei.
Published: (2011) -
SAR ADC with redundancy
by: Chen, Xiangchen.
Published: (2012) -
The design of a successive approximation register (SAR) ADC for BMS
by: Huang, Junwei
Published: (2023)