Design concerns for EEPROM
The floating gate EEPROM has been a popular choice for semiconductor memories for many years. In this thesis, several areas relating to design concerns of the device have been explored. Phenomena such as charge trapping in tunnel oxide was investigated using the thin oxide MOS capacitor while device...
Saved in:
Main Author: | Tan, Hong Mui. |
---|---|
Other Authors: | Tse, Man Siu |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/19691 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Modeling of Eeprom
by: Liong, Luey Chwan.
Published: (2009) -
Theoretical model for the I-V characteristics of the flash EEPROM cell
by: Chong, Wei Tao.
Published: (2008) -
Convolutional decoder design
by: Hu, Zhenggang.
Published: (2008) -
K/Ka ultra wide band amplifier design
by: Asim Ali.
Published: (2008) -
Asynchronous circuit compiler design
by: Tan, Lik Sin.
Published: (2010)