Investigation and design of built-in self-test techniques for digital logic circuits
The report emphasizes on the design of testing techniques for digital circuits.
Saved in:
Main Author: | Wong, Eddie M. C. |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Research Report |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/2697 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Design & analysis of dual mode logic circuits
by: Chen, Yun
Published: (2019) -
Differential logic circuits for self-timed asynchronous systems
by: Devta Noor Angkasa
Published: (2008) -
Skew-tolerant dynamic logic circuits
by: Ong, Chi Boon.
Published: (2008) -
Simulation study on biochemical logic circuits
by: Mohamad Rizar Bin Tambi.
Published: (2009) -
Design and simulation of CMOS-based ternary logic arithmetic circuits
by: Gao, Shuo
Published: (2023)