Design of a low noise CMOS Op-Amp with high PSRR
An integrated circuit design for low supply voltage applications and high quality performance becomes a challenging task in recent years. This report presents a low voltage, low power, low noise and high power supply rejection ratio (PSRR) operational amplifier to drive a resistive load of 10k Ohm i...
Saved in:
Main Author: | The, Yen Ju. |
---|---|
Other Authors: | Siek, Liter |
Format: | Theses and Dissertations |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/3585 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
Similar Items
-
Design of a low-voltage CMOS rail-to-rail op amp
by: Guo, Dianbo.
Published: (2008) -
Design of a low voltage CMOS OPAMP with high PSRR
by: Koay, Bee Seng.
Published: (2011) -
Design of low-voltage low-power low-noise folded-cascode CMOS op-amp with class AB output stage
by: Ng, Chen Hui
Published: (2023) -
Design of a CMOS class AB op amp with a constant input transconductance
by: Ngo, Minh Phuong.
Published: (2010) -
Design of low voltage low noise folded cascode CMOS op-amp with class AB output stage
by: Ang, Kok Wai
Published: (2021)