Design of the low-voltage CMOS analog multiplier
Analog Multiplier is an electronic device that performs linear multiplication of two continual input signals. It found its extensive uses in analog signal processing. In this report, different architectures of multipliers reported are discussed. Advantages and disadvantages of each topology were stu...
Saved in:
Main Author: | Chong, Hauo Wah. |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/40789 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of the low-voltage CMOS analog multiplier
by: Tan, Wai Kit.
Published: (2013) -
Design of the low-voltage CMOS analog multiplier
by: Guo, Lizao.
Published: (2012) -
Design of the low-voltage CMOS analog multiplier
by: Sun, Guoliang.
Published: (2008) -
Design of a low-voltage CMOS analogue multiplier
by: Leow, Hee Boon.
Published: (2008) -
Design of low-power and low-voltage VLSI multipliers
by: Ong, Geok Ling.
Published: (2008)